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Abstract—Programming heterogeneous multiprocessor archi-
tectures is a real challenge when facing to a huge design space.
Computer-aided design and development tools try to circumvent
this issue by simplifying instantiation mechanisms. However,
energy consumption is not well supported in most of these
tools due to the difficulty to obtain fast and accurate power
estimation. To this aim, this paper proposes and validates a
power model of such platforms. The methodology is based on
micro-benchmarking to estimate the model parameters. The
energy model mainly relies on the energy overheads induced
by communications between processors in a parallel application.
Power modelling and micro-benchmarks are validated using a
Zynq-based heterogeneous architecture showing the accuracy of
the model for several tested synthetic applications.
I. INTRODUCTION
The design of embedded systems is facing two conflict-
ing challenges. Applications (e.g., telecommunications, mul-
timedia) require increasingly computation power to follow
consumer requirements, while the same have, per definition,
limited power budget and their autonomy is a commercial
stake. In recent years, the advent of Multiprocessor System-on-
Chip (MpSoC) architectures allowed for a gain at both levels.
The simplification of processor cores brought improvement
in power consumption per operation, while the multiplication
of cores brought improvement in performance. Furthermore,
advances in silicon technologies came with an increase of inte-
gration densities, while the advent of the dark silicon issue [1]
led to the integration of specialized hardware accelerators,
such as Field-Programmable Gate Array (FPGA), and to the
rise of Heterogeneous MpSoC (HMPSoC).
HMPSoCs are a new class of architecture which intro-
duces complex and hard-to-solved issues on software/hardware
partitioning and task mapping, therefore leading to a huge
design space. Consequently, when energy consumption is a
key requirement of the application, this solution space must
be explored, early in the design phase, with a fast and accurate
power estimation tool.
Power modelling is not a new topic. The need for power
estimation tools for complex processor architecture design
led to the development of Wattch [2] and his successor
McPAT [3]. These tools are modelling frameworks, which take
micro-architectural and technology information into account
to build an architecture power model. Timing and power
consumption parameters can be extracted and used as inputs
of architecture simulators, such as [4][5][6]. This combination
of tools requires the cycle accurate simulation of application
execution to compute their power consumption. The time spent
for this computation is directly linked to the application size,
and is prohibitively time consuming. Other power modelling
tools were introduced with the aim of raising the abstraction
level to lower the computational complexity of the estimation.
In this perspective, [7] and [8] proposed to model architectures
at instruction-level or at functional-level respectively. These
approaches reduce the computation time with a low penalty
on accuracy. However they can not be directly applied to
multiprocessor architectures. Kahng et al. [9] introduce a
Network-on-Chip (NoC) model that could be combined with
the previous tools to fulfill this gap. Rethinagiri et al. [10]
proposed a fast virtual platform emulation to address power
estimation in multiprocessor systems. It combines a functional-
level power analysis with a fast platform simulator to compute
application power consumption.
All theses approaches require one simulation per version
of the application, which still leads to long estimation time,
and they can therefore not be applied to a fast task map-
ping process when HMpSoC architectures are targeted. The
aim of this paper is to propose a fast and accurate power
modelling framework able to compute, for each mapping
solution, the power consumption with no extra development
delay. To answer the above challenge, this paper introduces
a communication-based power model that addresses a wide
range of heterogeneous architectures. Indeed, when comparing
two different parallel application mappings over a HMpSoC
architecture, their energy consumption mainly differs from the
communication cost and the static power. The contributions of
the paper are the followings:
• a new power model of HMpSoC architectures mainly
based on the communication cost between processors,
• a methodology based on micro-benchmarking for esti-
mating the model parameters,
• the power modelling framework is validated on a real
hardware platform, the Zynq architecture from Xilinx.
This paper is organized as follows. Section II introduces
HMpSoC architectures and define a generic model based on
communication and memory hierarchy structures. Section III
presents the core of our power model. Section IV shows
how to determine the parameters of our power model on
real architecture using micro-benchmarks. Section V presents
Fig. 1: Generic representation of a HMpSoC.
the validation of the model on a real HMpSoC architecture
using the Zynq platform. Finally, conclusions are given in
Section VI.
II. HETEROGENEOUS MULTIPROCESSOR ARCHITECTURES
A. Generic architecture
MpSoCs are generally composed of a set of memories, pro-
cessors, interconnecting elements and I/O peripherals. When
associated with specialized hardware accelerators, MpSoC are
referred to as heterogeneous, in the sense that they combine
software (SW) processors with hardware (HW) accelerators. A
generic representation of a HMpSoC is formalized and shown
in Fig. 1. This HMpSoC architecture is build around clusters
linked together through NoCs. Each cluster is composed of
up to N SW cores coupled with HW accelerators of size
S. At the cluster level, the communications occur through
shared memory banks. From this description, different families
of HMpSoC can be build depending on the mapping of the
integrated HW area in the architecture. When it is placed at the
processor level in each cluster (S 6= 0), Distributed HMpSoC
are obtained. They enable fast communication between the SW
and HW parts. In return, the maximum area of a hardware
accelerator is reduced. When the HW area is placed at the
cluster level, two cluster types are involved: the SW one with
N 6= 0 and S = 0 and the HW one with N = 0 and
S 6= 0. HW area is therefore shared between SW clusters.
These Shared HMpSoCs induce an increase of communication
time and latency between the SW and HW parts. On the other
hand, the HW size is increased and the sharing of accelerators
between SW clusters is possible.
This generic architecture will be used to derive our proposed
communication-based power model. To illustrate the genericity
of the proposed model, three commercially available archi-
tectures with multiprocessor and/or heterogeneous features
are now introduced. As communications mainly rely on the
memory hierarchy of the architecture, the memory hierarchy
will be particularly described.
Fig. 2: Memory hierarchy as an oriented tree.
a) Kalray MPPA: Kalray’s Massively Parallel Processor
Array (MPPA) architecture [11] is a homogeneous MpSoC
which is mainly composed of 256 VLIW (Very Long Instruc-
tion Word) processors gathered into 16 clusters. All clusters
are linked together through two NoCs, one with low bandwidth
for control information and one with high-bandwidth for
data communications. External communications are managed
through four I/O clusters. Each cluster contains 16 5-way
VLIW processors and NoC interface. On each side of the
cluster array, an I/O cluster provides access to external Double
Data Rate (DDR) memory bank, PCIe and Ethernet interfaces.
b) Tilera TileGx: The TileGx architecture [12] includes
from 36 to 72 tiles, each tile being composed of a 3-way 64-
bit processor with 3-level cache memory. Tiles are connected
together through an eMesh NoC. This architecture can be
extended by connecting multiple chips through a shared DDR
memory or Ethernet interfaces. When hardware accelerators,
such as Field-Programmable Gate Array (FPGA), are used for
the HW area, this leads to the shared HMpSoC architecture
previously mentioned.
c) Xilinx Zynq: The Zynq architecture from Xilinx [13]
is representative of heterogeneous targets as it combines two
ARM cortex A9 processors with a Field-Programmable Gate
Array (FPGA) fabric. The Zynq computation cores commu-
nicate through different memory levels: L2 cache and DDR.
Each level can be accessed from two channels: one for SW
and one for HW. Furthermore, synchronizations and config-
uration communications can occur from a dedicated channel
without memory bank access. A distributed HMpSoC can be
built using Zynq chip as a target cluster, Zynq chips being
connected together through Ethernet interface.
B. Memory tree abstraction
The memory hierarchy of HMpSoC can be classified in
three main levels: network, cluster, and core. A representation
of this memory hierarchy as an oriented tree is shown in Fig. 2.
Each level contains sublevels, with the following properties:
• At the network level, sublevels are separated such that
each sublevel can be used independently.
• At the cluster level, sublevels are mixed such that sub-
levels are chained but can be accessed at each sublevel.
(a) Task graph. (b) Target HMpSoC memory hierarchy.
Producer Consumer Memory Bank Used
1 2 Cluster Memory A
1 3 SW Memory A
1 4 NoC
2 5 NoC
3 6 NoC
4 5 SW Memory B
4 6 Cluster Memory B
(c) Upper communication channels needed.
Fig. 3: Example of communication channel extraction for a 6-task application.
• At the core level, sublevels are chained. Accessing sub-
level at depth L crosses the L− 1 upper sublevels.
To describe precisely a target architecture, the characteristics
of each memory class need to be defined. Important parameters
that need to be measured are the energy and the time needed
to transmit a given number of bytes through each edge of the
memory hierarchy oriented tree. A method that provides the
identification of those parameters on real hardware architec-
tures will be described in Section IV.
C. The need for a communication-based power model
A fast power model for task mapping exploration is pro-
posed in this paper based on the memory-centric representation
of heterogeneous architectures. Considering an application
which can be perfectly parallelized, its execution on mul-
tiple threads distributed on multiple processors reduces the
execution time but not the total amount of computation.
Computations are equally distributed between the processors
and therefore the amount of computation can be considered
as independent of the parallelism degree. However, when
multiple threads are computed in parallel, the amount of
communications and synchronizations is directly linked to the
number of execution threads.
Assuming that each thread is executed on the same type
of target processor, the energy consumed for executing the
application in its sequential and parallel versions solely differs
from the communication cost and the static power. Therefore, a
power model which is able to evaluate the communication cost
and execution time to quickly derive the power consumption of
a parallel application, is essential for a fast design exploration
of the mapping space. In this paper, we propose and validate
a communication-based power model, suitable for HMpSoC,
with a fine-grained resolution and a low computational cost.
III. COMMUNICATION-BASED POWER MODEL
The energy consumption of an application executed on a
heterogeneous multicore architecture depends on three main
sources: the dynamic energy consumption used for computa-
tions, the static energy dissipated during execution time, and
the energy used for communications between processing cores.
Any parallel applications can be divided into NB concurrent
computational blocks that could be executed in parallel. For
each pair of blocks, the amount of communications needed is
known. As the content of these blocks is sequentially executed,
each computational block Bk contains the same amount of
computations regardless of its mapping in the task graph.
Thereby the energy used for computation in each block could
be calculated based on its execution time. After calculation of
these values, the task mapping space begins to be explored
over the NB blocks. For each graph corresponding to a
mapping solution, the total energy Et is
Et = Estat +
∑
k∈NB
Ecomp(Bk)
+
∑
(i,j)∈N2B
Ecom(Bi, Bj),
(1)
where Estat is the static energy consumption, Ecomp(Bk) is
the energy of computations in block Bk and Ecom(Bi, Bj) is
the energy used for communication between blocks Bi and Bj .
A. Computation energy cost
The energy consumption Ecomp(Bk) of each computation
block is supposed to be known. In the case of heterogeneous
architectures, Ecomp(Bk) is computed for each kind of avail-
able computational cores. Since this step is executed only
once, the estimation time required by the power evaluation
tools is not an issue. In the experiments, theses values will be
directly measured on the real SW/HW execution.
B. Communication energy cost
Depending on the task mapping, the communications be-
tween a pair of blocks need to be allocated on a specific mem-
ory hierarchy level. For example, the task graph represented
on Fig. 3a is considered. It is mapped over the target HMpSoC
shown on Fig. 3b. This task graph is composed of six tasks
with two of them being hardware (HW) compatible. The target
HMpSoC is composed of two clusters connected through a
one-channel NoC. Each cluster contains two software (SW)
cores and one hardware core, associated with a two-level
memory hierarchy. Following the task mapping, the memory
bank used can be deduced for each communication flow.
Fig. 3c gives the communications needed for our example.
When communications are mapped into memory, a solving
function can be used to compute the communication cost. Let
C(Bi, Bj) be the set of communication channels crossed from
block Bi to block Bj via the required memory bank. The
communication energy can be expressed as
Ecom(Bi, Bj) =
∑
c∈C(Bi,Bj)
e0c + e1c × bytes(Bi, Bj), (2)
where e0c and e1c are energy parameters of the c
th crossed
channel. bytes(Bi, Bj) returns the number of bytes commu-
nicated from Bi to Bj .
In the same way, the communication time Tcom can be
computed as
Tcom(Bi, Bj) =
∑
c∈C(Bi,Bj)
t0c + t1c × bytes(Bi, Bj), (3)
where t0c and t1c are the crossed channel time parameters.
Section IV introduces a method to determine those parameters
for a target architecture.
C. Static energy cost
Once the execution time of each computation block and
each communication is determined, the overall execution time
Texec can be computed as the critical path in the mapping
graph weighted with execution time of computation and
communication. Then, the static energy consumption can be
deduced as
Estat = Texec × Pstat, (4)
where Pstat is the static power consumption that could be
measured with the micro-benchmark based method presented
in the next section.
IV. MODEL PARAMETER ESTIMATION USING
MICRO-BENCHMARKS
The proposed communication-based power model relies on
HW parameters of the target architecture that are not neces-
sarily provided by chip manufacturers. This Section presents a
method that enables the extraction of each of those parameters
on real hardware multicore architectures.
A. Micro-benchmarking
The proposed methodology relies on the use of micro-
benchmarks (µbench). A micro-benchmark is a simple and
synthetic application that aims at stressing a specific part
of the execution architecture. Equations (2) and (3) show
that the energy and time used by a communication could
be represented as a multi-parameter function in which each
parameter represents a crossed channel. To obtain the value of
those parameters, a solution is to compute the partial derivation
following each parameter. This is the aim of micro-benchmark
applications.
To fulfill this purpose, each µbench is designed to focus on
a specific communication channel or a specific memory bank
following the following properties:
• Selectivity: µbenchs only stress a specific communication
channel, as much as possible.
• Intensity variability: µbenchs stress a communication
channel with different intensity.
B. General structure of a µbench set
Using the architecture shown in Fig. 3b, each cluster is
composed of three kinds of communication channels: SW
Core to SW Memory; SW Memory to Cluster Memory; HW
core to Cluster Memory. There is another channel between
clusters and NoC. To determine the model parameters of this
architecture, a set of micro-benchmarks composed of four
subsets must be build as follow:
• SwChannel: this subset focuses on communication cost
between processing core and SW memory level. It gen-
erates read or write accesses in an array allocated in SW
memory.
• HwChannel: this subset focuses on communication cost
between HW accelerators and cluster memory. It gener-
ates read or write accesses in an array allocated in cluster
memory.
• IntraCluster: this subset focuses on communication cost
between SW memory and cluster memory. Theses param-
eters can not be measured directly. Instead the µbench
generates read or write accesses in an array allocated in
cluster memory from the processing core and then de-
duces Intracluster parameters by subtracting the SwChan-
nel value.
• InterCluster: this subset focuses on communication be-
tween clusters and generates data transfers through the
NoC.
All these micro-benchmark executions are parameterized with
the size of the data to communicate.
Communication time is an order of magnitude smaller than
the usual power measurement time resolution. To overcome
this issue and limit measurement noise, it is necessary to
build the µbenchs over large number of communications. For
this reason, µbenchs are composed of three parts: opening,
kernel, and closing. The opening part is responsible of SW
and HW initialization, and then micro-benchmark iterates
scaleFactor time on the kernel. The kernel part generates a
communication of size bytes over the target channel. Then, the
closing part retrieves power measures and logs them into a file.
Algorithm 1 presents a generic micro-benchmark structure.
V. POWER MODELLING OF ZYNQ ARCHITECTURE
A. Experimentation infrastructure
For our experiments, the Zc702 Zynq board provided by
Xilinx is used with Linux Operating System. Power measure-
ments are done through the Power Management Bus (PMBus)
embedded on the board. PMBus is an open standard power
management protocol that enables the communication with
the power converter and other devices on the board. This
protocol could be used to set the output voltage of the power
converter or to retrieve the output voltage and current. On the
Zc702 board, PMBus enables to read eight input power rails
of the Zynq SoC. PMBus values can be accessed through two
methods: using ARM peripheral with Linux interruption, or
Algorithm 1: Generic micro-benchmark structure.
Data: scaleFactor, size
initBenchmarkEnv()
startPowerMeasure()
for iteration in scaleFactor do
openCommunicationChannel()
producer = spawnProducerThread(size)
consummer = spawnConsummerThread(size)
waitThread(producer, consumer)
closeCommunicationChannel()
end
stopPowerMeasure()
writePowerMeasureToFile()
Fig. 4: Memory hierarchy of a network of Zynq clusters.
using full HW mechanisms implemented in the programmable
logic. In our experiments, the second approach is used since
HW power consumption is more predictable that SW one.
B. Estimation of communication parameters
A micro-benchmark set is used on the Zynq platform to
extract the communication parameters of such architecture.
The Zynq architecture has been introduced in Section II.
Fig. 4 shows the memory hierarchy tree for a distributed HMp-
SoC network composed of several Zynq chips interconnected
through an Ethernet network. The Zynq embedded processors
can access to different memory hierarchy levels with various
channels, as listed below:
• Access to L2 cache memory:
– SW channels use standard memory access.
– HW channels use Advanced Coherency Port (ACP).
• Access to DDR memory:
– SW channels use standard memory access.
– HW channels use High Performance Port (HP).
Unmapped memory channels can also be used. Heteroge-
neous communications occur without memory bank access
through General Purpose Port (GP) using two synchronization
modes: pooling and ARM Interrupt ReQuest (IRQ).
In order to extract the communication cost of these channels,
a set of six micro-benchmarks is used, as detailed below:
• CL1: for channel between SW cores and the first memory
level. It generates read or write operations from SW core
in an array located in the L1 cache.
• CL2: for channel between SW cores and the second
memory level. It generates read or write operations from
SW core in an array located in the L2 cache.
• DDRM: for channel between SW cores and the external
memory. It generates read or write operations from SW
core in an array located in the DDR.
• HPx: for channel between HW core and the external
memory. It generates read and write operations from HW
core in an array located in the DDR.
• ACP: for channel between HW core and the external
memory. It generates read and write operations from HW
core in an array located in the L2 cache.
• GPx: for unmapped communications on GP. It generates
ping-pong control flow between SW and HW with and
without IRQ enabled.
Each µbench family listed above, except GPx, is executed
on two configurations to illustrate the memory line phe-
nomenon. The first configuration generates cache missed on
each memory access while the second one retrieves a full
memory line between two misses.
Two extra micro-benchmarks are written to measure the
communication cost at a coarser grain, since the previous set
cannot consider communication side effects such as synchro-
nizations. These micro-benchmarks expose synchronization
impact on consumption through two communications patterns,
named pipeline and shared. They are illustrated in Fig. 5, and
explained thereafter.
a) Pipeline pattern: When a set of tasks requires to pro-
cess the same input sequentially, the pipeline communication
pattern is involved. The µbench uses two tasks to illustrate this
pattern (Fig. 5a). The first task consumes data from the input
channel and produces output for the second one. The second
task reads this data and produces results that are sent on the
output channel.
b) Shared pattern: This pattern appears in data-parallel
applications. The µbench is composed of two tasks working
on the same input data block (Fig. 5b). Theses two tasks read
part of input data and produce their own data chunk that will
be updated in the input block. Before updating the input block,
(a) Pipeline manner. (b) Shared manner.
Fig. 5: Communication pattern.
tasks are synchronized with a barrier.
Fig. 6 and 7 show execution time and power for access
(read and write) on the CL2 memory bank. The results are
given for different data size (in bytes). The values are extracted
after 20 executions of the micro-benchmark. Results show that
the variance of the measurements is quite small. The power
consumption is nearly constant during the execution and the
execution time could therefore be approximated with a linear
function. In the following, the execution time and the energy
cost of communication are approximated as a linear function
f(bytes) = a × bytes + b, where the values a and b are
respectively the dynamic and static parts.
Table I gives the execution time and energy cost parameters
extracted on the Zynq architecture with the micro-benchmark
set detailed before. The validity domains of these functions
are [128 bytes, 1 Kbytes] for the L1 cache memory channel
and [4 Kbytes, 128 Kbytes] for the DDR memory channel.
C. Power estimation validation on mutant applications
In this subsection, mutant applications are generated to
validate the parameter values extracted from previous micro-
benchmark characterization. A mutant application is an ab-
stract application automatically generated from pattern func-
tions. It randomly generates communication traffic over differ-
ent communication channels of the target architecture. To this
purpose, 12 SW and 6 HW functions were written for the Zynq
architecture. Each of them generates communication traffic on
a communication channel following a specific mode. A mutant
generator framework then combines these functions randomly
to obtain an applications that stress the overall communication
channels.
Table II shows the configuration of four generated mutants
applications. Their configuration is summarized by the overall
generated communications. The percentages of communica-
tions over the different channel are also displayed.
Table III details the results of the power consumption
estimation on the four described mutant applications. The last
line shows average results obtained over 80 mutants. The
200 300 400 500 600 700 800 900 1000 1100
Size [bytes]
1
2
3
4
5
6
7
8
T
im
e
 [
s]
1e 5 Execution time for channel CL2
Read
Write
Fig. 6: Execution time on channel CL2.
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Fig. 7: Power consumption on channel CL2.
Time [s] Energy [J]
Benchmark f : x→ ax+ b f : x→ ax+ b
a b a b
HPx read 6.71e-09 7.82e-07 5.56e-11 6.49e-09
GPx polling 5.41e-07 0 8.27e-09 0
GPx irq 2.85e-06 0 9.47e-08 0
DDRM write 8.76e-08 -3.84e-06 2.37e-08 -1.04e-06
CL1 write 6.03e-08 3.12e-07 4.72e-09 2.44e-08
ACP read 1.14e-08 6.07e-07 9.97e-11 5.30e-09
CL1 write burst 5.05e-08 -3.73e-07 3.73e-09 -2.75e-08
CL1 read 1.82e-08 -2.95e-08 1.52e-09 -2.45e-09
ACP write 3.59e-08 8.97e-07 2.78e-10 6.95e-09
DDRM read burst 7.06e-09 1.54e-06 6.07e-10 1.32e-07
CL2 write burst 5.08e-08 -4.14e-07 3.71e-09 -3.02e-08
CL1 read burst 1.02e-08 6.68e-09 8.40e-10 5.50e-10
CL2 write 7.19e-08 -5.46e-09 1.70e-08 -1.29e-09
DDRM write burst 4.40e-08 -1.34e-05 3.24e-09 -9.85e-07
DDRM read 1.86e-08 7.48e-06 1.54e-09 6.16e-07
Shared Pattern CL1 4.15e-08 1.54e-05 6.66e-09 2.46e-06
Shared Pattern CL2 4.95e-08 -4.79e-04 1.54e-08 -1.49e-04
Pipeline pattern 2.98e-07 -1.03e-05 3.32e-08 -1.15e-06
CL2 read burst 9.62e-09 3.19e-07 8.01e-10 2.66e-08
HPx write 1.34e-08 1.06e-06 1.18e-10 9.37e-09
Shared Pattern DDRM 6.08e-08 -7.41e-03 2.87e-08 -3.49e-03
CL2 read 1.76e-08 -2.69e-08 1.51e-09 -2.30e-09
Static Power no value no value 1.20e+00 no value
TABLE I: Extracted power model parameters for the Zynq
architecture.
estimated values of Table III were computed with parame-
ters shown in Table I and the mutant configuration. These
inputs were used in the communication-based power model
presented in Section III, each mutant iterates multiple time
on three randomly chosen blocks. These blocks contain no
computation operation, so the computation energy cost of each
block can be neglected. The mutant configuration contains
the amount of communication in each pair of block and
was used alongside the architecture parameters to compute
the communication energy cost and time. Then the mutant
critical path was computed and associated with static power
parameter to compute the static power cost. Table III also
gives the error between measured and estimated values of the
mutant application power consumption. The error obtained for
Mutant application Total bytes Channel nameCache L1 Cache L2 DDR HPx ACP GPx
mutant 1 4.56e+07
read 6.6% read 1.3% read 1.3% read 1.2% read 0.6% polling 3.5%read burst 0.6% read burst 5.5% read burst 18.0%
write 6.8% write 2.5% write 1.1% write 2.0% write 0.4% irq 0.5%read burst 6.6% read burst 0.0% read burst 41.3%
mutant 2 5.37e+07
read 6.7% read 2.1% read 4.7% read 2.9% read 4.8% polling 2.0%read burst 4.7% read burst 0.2% read burst 10.0%
write 5.0% write 0.6% write 0.0% write 7.4% write 2.0% irq 0.5%read burst 4.7% read burst 6.8% read burst 35.0%
mutant 3 4.10e+07
read 5.3% read 0.0% read 5.0% read 3.3% read 0.0% polling 3.0%read burst 1.9% read burst 0.0% read burst 11.7%
write 7.6% write 6.1% write 0.6% write 1.9% write 8.7% irq 1.2%read burst 7.2% read burst 3.9% read burst 32.6%
mutant 4 4.21e+07
read 4.1% read 2.2% read 2.9% read 5.0% read 0.1% polling 1.1%read burst 6.1% read burst 1.8% read burst 13.9%
write 16.3% write 0.4% write 7.2% write 5.5% write 3.4% irq 1.4%read burst 1.6% read burst 2.1% read burst 25.2%
TABLE II: Communications involved in mutant applications.
Mutant application Time [s] Energy [J] Errormeasured estimated measured estimated time energy
mutant 0 2.308 2.311 2.949 2.943 0.1% 0.2%
mutant 1 2.340 2.336 3.031 2.964 0.2% 2.2%
mutant 2 2.775 2.780 3.621 3.540 0.2% 2.3%
mutant 3 2.828 2.833 3.739 3.624 0.2% 3.1%
average on 80 mutants 2.974 2.975 3.855 3.861 0.5% 1.0%
TABLE III: Power estimation results of mutant executions.
the previous set of mutant application are lower than 3.1%.
The three first lines shows that the communication channel
division has no incidence on the power estimation error. These
experiments enable to validate the parameter values obtain
through micro-benchmarking method and the communication-
based power model.
The power estimation computed with a mono-threaded
python script on Intel i5 Haswell-ult processor takes 0.55
second on the 80 previous mutants. The obtained precision
and computation time of the introduced communication-based
power model seems to be the right approach to target task
mapping issues.
VI. CONCLUSION
This paper introduced a generic model of heterogeneous
multicore architectures and a new power modeling approach
focused on communication channels. The proposed power
model is mainly communication-centric and aims at simplify-
ing the task mapping step under energy or power constraints.
A micro-benchmarking approach was introduced to enable the
identification of the target architecture parameters defined in
the power model. This identification method was experimented
and validated on the Xilinx Zynq architecture.
The combination of communication-based power model and
parameter estimation method based on micro-benchmarking
shown its efficiency on a large number of synthetic applica-
tions. The achieved estimation accuracy is largely enough for
being used in the task mapping step, while the estimation
time also fits design space exploration constraints. These
results open new opportunity for tomorrow’s computer-aided
design tools. The fast power estimation enables the integration
of this kind of power model in parallelism extraction tools
(e.g. [14] [15]) to fasten and improve the development of
parallel applications targeting heterogeneous multicore archi-
tectures.
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